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Abstract 
Inverters play a key role in realizing reliable multi-megawatt power electronic converters used in offshore applications, as their failure leads 
to production losses and impairs safety. The performance of high power handing semiconductor devices with high speed control capabilities 
and redundant configurations helps in realizing a fault-tolerant design. This paper describes the reliability modeling done for an industry 
standard, 3-level neutral point clamped multi-megawatt inverter, the significance of semiconductor redundancy in reducing inverter failure 
rates, and proposes methods for achieving static and dynamic redundancy in series connected press pack type insulated gate bipolar transistors 
(IGBT). It is identified that, with the multi megawatt inverter having 3 + 2 IGBT in each half leg with dynamic redundancy incorporated, it 
is possible to reduce the failure rate of the inverter from 53.8% to 15% in 5 years of continuous operation. The simulation results indicate 
that with dynamic redundancy, it is possible to force an untriggered press pack IGBT to short circuit in < 1 s, when operated with a pulse 
width modulation frequency of 1 kHz. 
© 2016 Shanghai Jiaotong University. Published by Elsevier B.V. 
This is an open access article under the CC BY-NC-ND license ( http://creativecommons.org/licenses/by-nc-nd/4.0/ ). 
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21. Introduction 
Realizing a reliable inverter is the key requirement for
multi-megawatt variable speed drives (VSD), power conver-
sion and power conditioning systems used in offshore appli-
cations, where breakdowns are costly and time-consuming.
Inverters are active elements that contribute to about 38%
of the VSD failure [1] . The increase in the reported multi-
megawatt inverter reliability from a mean time between failure
(MTBF) of 1 year during 1980–1995 to 3.6 years in 1998 and
6.8 years in 2014, clearly indicates the impressive improve-
ments in high-power handing semiconductor devices, digital
processing based high speed control, water cooled packing
technologies, electro-thermal modeling tools, redundant prac-
tices and system autonomous intelligence capabilities [2–5] .
Even though prognostics and inverter health management
systems helps to advance maintenance decisions, managing∗ Corresponding author. Tel.: + 91 9884869101. 
E-mail address: veda1973@gmail.com (N. Vedachalam). 
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( http://creativecommons.org/licenses/by-nc-nd/4.0/ ). atastrophic failures and ensuring the inverter availability is a
ajor challenge for inverters used in demanding applications
6,7] . The paper is organized into seven chapters. The second
hapter describes the application of high capacity inverters in
he offshore sector; the third chapter describes the power and
ontrol architecture of a mature typical industrial standard
ulti megawatt VSD; the fourth chapter details the reliability
odeling done for identifying the probability of failure (PoF)
or the inverter with 5 years of continuous operation; the fifth
hapter describes the advantages of Insulated Gate Bipolar
ransistor (IGBT) redundancy in increasing the inverter
vailability; and the sixth chapter describes the methods for
chieving static and dynamic redundancy for realizing fault
olerant (FT) inverter configurations. 
. Applications of multi MW inverter 
VSDs are used for powering thrusters in ships and off-
hore rigs for propulsion and dynamic positioning applica-
ions [8] . Offshore renewable energy systems including wind is an open access article under the CC BY-NC-ND license 
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Fig. 1. Architecture of a multi megawatt VSD [7,8,18] . 
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t  nergy and marine current generators use inverters in the gen-
ration and grid ends, to enable efficient bidirectional real
nd reactive power transfer [9,10] . In the oil and gas indus-
ry, platform-based and sea bed located hydrocarbon boosting
umps and compressors are operated with VSD so as to main-
ain the speed required to meet to the flow requirements with
eclining well head pressure [11,12] . Offshore long step out
exible alternating current transmission systems (FACTS) and
igh voltage direct current (HVDC) systems employ semi-
onductor technologies for power conversion, rapid circuit
witching operations, and fault limiting and interrupting de-
ices [13] . Bulk power conversion systems require multiple
nverters to be operated in series–parallel combinations [14] .
nverters with neutral point piloted (NPP) configurations and
igh switching frequencies are used in high speed directly
otor coupled systems in subsea applications replacing un-
eliable gear mechanisms [15] . Inverters operated in parallel
nd in interlaced modes help to avoid bulky sine wave filters
16] . Active filters for harmonics mitigation use inverters op-
rating at high frequencies for generating sinusoidal voltages
17] . Magnetic bearings used for reducing the maintenance
equirements of critical subsea motors and pumps require ad-
ance information from the inverter health monitoring system
or advancing their control actions [18] . Seabed conditioning
renchers, mineral mining machines and intervention systems
equire VSD [19,20] . 
. VSD architecture and operation 
The architecture of a typical industrial standard medium
oltage multi megawatt VSD with IGBT-based 3-level vari-ble source inverter is shown in Fig. 1 . The subsystems in-
lude power, control, measurement and cooling sections. The
ower section comprises of a three phase rectifier bridge for
ectifying the input alternating power supply, Direct Current
DC) bus section with a suitable combination of capacitors
or conditioning the rectified DC, inverter section with IGBT
or converting DC to the desired alternating frequency and a
ine filter section for conditioning the output of the inverter.
he control section comprises of a programmable real time
ontroller (RTC) for computing the pulse width modulation
PWM) timings for the inverter IGBTs, and an optically iso-
ated digital interface for transmitting the PWM signals from
he RTC to the IGBT mounted gate drivers. The measurement
ections comprise of transducers for measuring the voltage
nd current from the power sections, enabling real time con-
rol. The cooling section consists of a pump circulating deion-
zed water through the heat sinks of the rectifier, inverters and
lter systems, and an external heat exchanger. An auxiliary
ontroller is used for managing the cooling section and other
ondition monitoring systems of the VSD [7,8,18] . 
The inverter section normally comprises of 3 IGBTs in
ach half leg of each phase with 6 IGBT per phase. Fig. 2
hows the power and control architecture for the top leg with
GBT, gate driver (GD) and upstream control system. Based
n the inputs from the programmed control logic and mea-
urement network, the RTC calculates the PWM pulse timings
or switching the IGBTs, and sends signals in an electrical
orm to the optical interface circuit board. The optical inter-
ace circuit board converts the signal from the electrical to the
ptical format, and dispatches the optical signals to the GD of
he individual IGBTs (totally 18 IGBTs with 3 per leg/phase).
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Fig. 2. Inverter control hardware architecture. 
Fig. 3. GD internal architecture and interfaces. 
 
 
 
 
 
 
 
 
 
 
 
 
 
e  
o  
c  
b  
<  
s  
o  
F  
m  
t  
s  
s
 
t  
c  The optical interface is used to ensure galvanic isolation be-
tween the low voltage control section and the medium voltage
power section [21] . 
The GD is a programmable electronic circuit board with
autonomous fault diagnosis and management capability. It re-
ceives the PWM switching command in the optical format,
and converts the same to an electrical command, with the
power levels suitable for triggering the IGBT gate. The ar-
chitecture of an industry matured CPLD based GD with a
built in DC–DC converter, internal memory, optical interface,
IBGT V CE monitoring section and MOSFET based amplifi-
cation circuits is shown in Fig. 3 [22] . 
The GD monitors the health of the operating IGBT in-
cluding the rate of rise of the collector-emitter voltage (V CE ),
IGBT junction temperature and the healthiness of the GDlectronics and power supplies. When any GD reports a fault
r degraded performance, the RTC stops the PWM trigger
ommand to the other IGBTs. It is reported that a CPLD
ased control system ensures a GD fault detection time of
 10 μS, which is the condition required for protecting the
eries connected IGBT under faulty conditions [23] . The view
f an industry standard IGBT with GD assembly is shown in
ig. 4 . The GD is co-located with the IGBT in order to have
inimum loop inductance and stray capacitances in the elec-
rical circuit between the GD and the IGBT gate, as it has
ignificant influences on the performance during high speed
witching [24] . 
Fig. 5 shows the string of clamped series connected, wa-
er cooled IGBTs forming part of one phase [14] . A cooling
ircuit is used for passing deionized water through the open
N. Vedachalam et al. / Journal of Ocean Engineering and Science 1 (2016) 226–237 229 
Fig. 4. IGBT with an integrated gate driver [24] . 
Fig. 5. IGBT operated in a clamped string [24] . 
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iaces of the IGBT. The cooling water circuit is connected in
eries so as to ensure equal water flow through the individual
GBT units, so as to maintain equal junction temperatures and
oltage distribution. 
. Reliability modeling and redundancy analysis 
Wear out and catastrophic failures are the two major types
f failures in power electronic systems. Prognostics and health
anagement methods can monitor the degradation of the sys-
ems, and estimate the residual life enabling maintenance
lanning. Wear out failures of the power electronic systems
nder continuous operation are widely discussed [25] . The
nalyses on multiple causes leading to IGBT failures, such
s bond wire lift off, and construction damages have been
ublished [26] . But literatures on techniques to manage catas-
rophic failures in inverters are seldom published [1] . .1. Methodology 
Reliability modeling is done using the TOTAL SATODEV-
RIF tool, based on the bottom top approach based on failure
ates as inputs [27,28] . The standards followed for computing
he failure rates of the inverter systems involved, taking into
ccount an operating ambient temperature of 30 °C inside the
SD cabinet, and with the inverter operating continuously
or 5 years, are as below. These standards provide physical
ailure models for computing the failure rate based on the
esired operating conditions. 
1. FIDES Guide for estimation of reliability for electronic
components and systems, considering the mission and en-
vironment specific analysis [29] . 
2. MIL HDBK 217F, Military handbook for reliability Esti-
mation of Electronics Equipment [30] . 
3. IEEE 493 IEEE Recommended practice for the design of
reliable industrial and commercial power systems [31] . 
.2. Computed failure rates 
The technical description of subsystems considered for re-
iability modeling, computed failure rates and the respective
tandards are shown in Table 1. 
.3. Failure analysis 
Based on the computed component/subsystem failure rates,
eliability modeling is done using failure trees (FT) and sim-
lated for a period of 5 years to identify the probability of
ailure (PoF). The icons with rectangles with bottom circles
ndicate basic events (Evt115), rectangles with a plus sign
Or68) showing the summation of the failure probabilities
f downstream events, and rectangles with shaded triangles
Or62) represent events below but folded for easier represen-
ation. The exponential failure law is chosen for modeling
he degradation pattern. Fig. 6 shows the FT up to the IGBT
evel (gate Or69) with a PoF of 17.5%. IGBT hardware fail-
res contribute only about 0.48%, while a majority of failure
17.14 %) is due to the gate trigger command failure to the
D from the RTC-GD control chain. 
Fig. 7 shows the FT up to the inverter level with a PoF
f 53.8% in a 5 year period. The trees include 3 IGBTs/ half
hase with a total of 18 IGBTs for the complete inverter.
he PoF s for each leg (OR80) and phase (Or81) are 22.98%
nd 30.48% respectively. It is also found that IGBT hardware,
D, RTC and optical interfaces contribute 15%, 50%, 20%
nd 15% respectively. 
.4. Redundancy analysis 
It is identified that the IGBT and GD together contribute
o about 65% of the inverter failure. The reliability analysis is
erformed to identify the influence of IGBT-GD redundancy
n inverter failure. 
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Table 1 
Computed failure rates for inverter components. 
Section Technical description FIT Standard 
Gate driver CPLD controller 306 FIDES-COTS [3,22,29] 
Optical to electric converter section 150 
DC–DC Converter 63 
V CE monitoring section 120 
MOSFET based Gate signal amplifier section 50 
Complete GD board 689 
Real time controller 500 MHZ clock, Board size of 100 mm ∗ 100 mm 
dimensions, 8 MB boot memory, 1024 MB storage 
memory, 512 MB Dynamic RAM, 512 kB SRAM, 2 
Ethernet ports 
2800 FIDES-COTS [3,11,29] 
Inverter press pack 
IGBT 
1200 V nominal, 2500 A, water cooled, Press pack 
type, Junction temperature 90 °C 
110 MIL [30] 
Others Optical Connectors 40 FIDES-COTS [29] 
Optical transmitter 70 IEEE [31] 
Optical receiver 60 
Electrical connections 10 
Input-Output module 22 
Table 2 
Benefits of IGBT + GD redundancy. 
Stage Base case Redundancy 
N + 1 N + 2 N + 3 
IGBT level 17 .5% 17 .5% 17 .5% 17 .5% 
Phase level 30 .5% 15 .8% 14 .8% 14 .7% 
Inverter Level 53 .8% 17 .5% 15 .0% 14 .85% 
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bFig. 8 shows the FT for inverter failure with 2 redundant
IGBT in each half leg (3 + 2). The gate indicated KOutofN20
shows 5 IGBT forming part of each half limb/phase. Number
3 shown in the gate KOutofN20) indicates that the failure of
the 3rd IGBT leads to failure of the limb. Table 2 shows the
summary of the benefits with IGBT + GD redundancy, with a
base case of 3, 3 + 1, 3 + 2 and 3 + 3 configurations per leg.
3, 3 + 1, 3 + 2 and 3 + 3 configurations result in 18, 24, 30
and 36 IGBTs respectively in the inverter system. 
It is identified that 3 + 2 redundant configuration offer the
best tradeoff between the number of IGBTs and the achiev-
able reliability. Hence, with N + 2 IGBT-GD redundancy, it is
possible to reduce the inverter failure rate by 3.5 times. It
is reported that providing a redundant IGBT in each string
increases the VSD cost by about 1.5% [2] . The methods and
challenges in implementing IGBT + GD redundancy are dis-
cussed. 
5. Redundancy implementation 
Implementing redundant IGBTs in a series connected
string is to ensure that, upon the failure of one, other IG-
BTs shall continue to operate so as to ensure the inverter’s
continuous availability to the VSD system. Two types of re-
dundancies are proposed and discussed. In static redundancy,
subsequent to an IGBT failure, the inverter shall be available
after a minor outage/ short unavailability period. Dynamic re-
dundancy considers continuous operation of the inverter fol-owing an IGBT failure. The methods for achieving static and
ynamic redundancies, the advantages and limitations are dis-
ussed. 
.1. Static redundancy 
Conventional IGBTs turn into an open circuit upon failure
32] . Such open circuit results in the loss of limb/ phase, lead-
ng to unavailability of the total inverter. Hence, the imple-
entation of redundancy in series connected IGBTs requires
he degraded device to be short circuited in such a way that
he device is no more in the active electric circuit. A mech-
nism is proposed (shown in [9] ) to provide an alternative
hort circuit path to the load current. This requires suitably
ated single pole electromagnetic switches (contactors) to be
ncorporated across each IGBT module. The contactors shall
emain in an open circuit when the IGBT is healthy, and shall
e closed to create a short circuit path when the IGBT fails or
ails to close. The opening and closing of the contactor shall
e done from the RTC. During operation, when the IGBT
ails, the RTC locks the triggering pulse of all the IGBTs and
he inverter goes into the off state. The RTC subsequently
loses the contactor corresponding to the degraded IGBT, and
he inverter is restored for operation. Thus, the static redun-
ancy technique helps in restoring the inverter with inverter
navailability varying from a few milliseconds to a few sec-
nds, based on the programmed logic. 
The static redundancy mechanism involves a driving relay,
ower supply and the power contactor (excluding the RTC).
he reliability of the mechanism is estimated to have a failure
ate of 450 FIT based on standards with a corresponding PoF
f 2.8% in a 5 year period. The inherent drawback of the
echanism is that it requires an additional footprint for ac-
ommodating 18 + contactors, which needs to be considered
ased on the application perspective. 
N. Vedachalam et al. / Journal of Ocean Engineering and Science 1 (2016) 226–237 231 
Fig. 6. FT indicating failure up to the IGBT level. 
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The failure model for IGBTs operating at frequencies less
han 200 MHz defined by MIL standards [30] is as follows, 
λp = λb πT πA πR πS πQ πE F ai lur es/ 10 9 H ours
Base failure rate, λ b =0.74; 
Application factor, πA =0.7 
Temperature factor, πT = exp ( −2114( 1 T j +273 − 1 298 ) ) 
Power rating factor, πR =(Rated power) 0.43 
Voltage Stress Factor, πS =0.045 e 3.1 Vs π Q = Quality Factor = 1.0 
π E = Environment Factor = 1.0 (Benign condition) 
where, T J =Junction Temperature ( °C) and 
V s =Applied V CE / Rated V CE 
From the model, it could be seen that IGBTs are more
ensitive to stresses created by overvoltage and resulting in-
reased junction temperatures. The plot indicating the failure
ate as a function of voltage stress and junction temperature
s computed and plotted in Fig. 10. 
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Fig. 7. FT indicating failure up to inverter level. 
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s  In a string of series connected IGBTs, the gate command
failure to one IGBT results in the entire DC bus voltage be-
ing applied across the untriggered IGBT. Under such a fail-
ure scenario, the power circuit closes through the other closed
healthy IGBTs and the motor windings. When the untriggered
IGBT is triggered, the entire DC bus voltage is applied to the
collector and emitter terminals, which results in an overvolt-
age condition, which shifts the IGBT operating condition out
of the safe operating area (SOA), and this is shown in Fig. 11 .
This overvoltage results in the failure of the IGBT, leading
to an open circuit condition, and replacing the failed IGBT
results in unavailability. An IGBT with “fail to short circuitharacteristics” (FSC) provides a solution to implement a con-
guration with dynamic redundancy. 
The FSC characteristics could be achieved by the use of
ress pack (PP) IGBT modules, which have inbuilt freewheel-
ng diodes. The PP IGBT is estimated to have a life time of
ore than 55 years (compared to flat pack modules with 12
ears) comprising of multiple individual semiconductor chips
onnected in parallel in order to attain the desired current
ating in a single large die [33,34] . The connections between
he gate, emitter and collector are made through spring loaded
ressure contacts. Molybdenum plates are placed on each
ide of the silicon chips in order to ensure proper electrical
N. Vedachalam et al. / Journal of Ocean Engineering and Science 1 (2016) 226–237 233 
Fig. 8. FT showing 3 + 2 IGBT redundancies in inverter failure. 
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t  ontact and pressure distribution. Upon failure, the PP IGBT
ndergoes a metallurgical change and turns into a complete
hort circuit [35] . PP packaging technology improves the
onnection integrity between individual chips by direct press
ack contacts leading to increased reliability, and also offers
igher power density which is easier for a series connection.
heir design allows double side cooling, leading to a current
ensity of 57 A/cm 2 , and is capable of handling up to 2400 A
t 4500 V and with turn-on and turn off loss of about
–8 Joules. However, a stacked PP IGBT requires proper me-
hanical clamping (50–70 kN) to ensure pressure distribution,
ontact cleaning before stacking, application of thermally
onducting grease and the use of pure deionized water for
ooling. The clamping force influences the thermal contact
esistance, electrical contact resistance, thermal cycling ca-
ability and short circuit rating of the PP module, which
s evident from the failure investigations done on failed PP
GBTs. They indicated failures were mainly due to gate oxide
amage and micro arcing due to uneven pressure distribution
36] . Thus, taking into account the IGBT’s sensitiveness to over-
oltage and the FSC characteristics of the PP IGBT, a forced
ailure mechanism (FFM) is proposed, for applying the gate
rigger to the degraded IGBT when all the other inverter IG-
Ts are in a closed condition, so that a complete DC bus
oltage is applied on the degraded IGBT forcing it to the
SC condition. The proposed FFM uses a string of suit-
bly rated reverse biased ultra-fast transient protection Zener
iodes (TPZD) connected between the collector and gate ter-
inals of all the IGBTs of the inverter. Their instantaneous
esponse to overvoltage (above knee point voltage) with a
urn-on duration typically in the order of tens of pico-seconds,
ake them suitable for implementing dynamic redundancy 
onfiguration [37] . 
The proposed concept of a FFM is shown in Fig. 12 , com-
rises of a suitably rated TPZD string connected between the
ollector and gate of the IGBT T2 forming a part of the top
eg of one phase (T1, T2 and T3). Commercial Zener diodes
nd varistor are available in the voltage range from 6.8 V
o 440 V with power dissipation up to 600 W, and integrated
234 N. Vedachalam et al. / Journal of Ocean Engineering and Science 1 (2016) 226–237 
Fig. 9. Schematic for static redundancy implementation. 
Fig. 10. Impact of voltage and thermal stresses in IGBT. 
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abased on IEC 61,000-4 standards [38] . When a trigger com-
mand is applied to all the 6 IGBTs (3 in the top and 3 in the
bottom leg) and when IGBT T2 ( Fig. 12 ) fails to get triggered,
the entire DC bus voltage occurs across T2, with the circuit
closed through the load and other IGBTs. As the resultant
voltage across C and E is greater than the knee point voltage
of the TPZD, the string breaks down resulting in a sudden
spike in voltage (with a steep slope) being applied to the gate
terminal (without gate resistor) of the untriggered IGBT T2,
which switches on the IGBT at a higher V CE . This results in
increased IGBT junction temperature. Thus, the switching of2 under overvoltage and without gate resistance continues
ntil T2 is damaged due to excessive junction temperature. 
Considering a case of a VSD with 6 kV input and IGBT
ated for 1200 V and 2500 A and a TPZD string compris-
ng of 23 units of 400 V and one unit of 100 V discrete se-
ies connected Zener devices, the failure of T2 to close re-
ults in 9332 V applied across the IGBT and TPZD string
esulting in 31 V across the gate terminal, forcing T2 to
witch on. As the IGBT closes at 7.77 times the device rated
oltage and with a sudden ramp in gate pulse, the voltage
tress increases the junction temperature leading to PP IGBT
ailure. 
The dynamic redundancy mechanism involves the TPZD
tring with an estimated failure rate of 53 FIT (computed
ased on MIL standards) with a corresponding PoF of 0.3%
n a 5 year period. 
In order to evaluate the junction temperature rise for the
iscussed overvoltage and direct gating condition, modeling
nd simulations are done with MATLAB Simpower/Sim elec-
ronics systems and Simscape thermal model [39,40] and
hown in Fig. 13 . Simscape blocks are based on two-cell
auer network, considering the thermal capacitances (case
nd heat sink) and the respective thermal impedances (case-
o-sink and sink-to-ambient). A PP IGBT module of 1200 V
nd 2500 A rating, gate voltage of 15 V, gate resistor of 4.7 
nd with R th(j-c), R th(j-c), R th(c-h) and R th(h-a) of 5.2,
 and 6 k/kW respectively, is considered for the simulations
41] . The model is optimized to have a IGBT junction temper-
ture of 80 °C when operated at the device rated conditions,
nd with a PWM frequency of 1 kHz [42,43] . 
N. Vedachalam et al. / Journal of Ocean Engineering and Science 1 (2016) 226–237 235 
Fig. 11. Operating point shifting for an untriggered IGBT. 
Fig. 12. Failure forcing mechanism for dynamic redundancy. 
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p  Fig. 14 shows the simulation results when the 1200 V
GBT is operated with the V CE of 9332 V, where the junction
emperature crosses the maximum allowed limit of 120 °C
ith 730 ms and crossing 400 °C in 3 s. The temperature rise
hall be sufficient to destroy the IGBT to FSC. It is also
dentified that the FSC time reduces to 212 ms and 56 ms
t PWM switching frequencies of 50 kHz and 100 kHz re-pectively, which is advantageous for implementing dynamic
edundancy in high speed switching inverters. 
. Conclusion 
This paper presents the importance of inverters in modern
ower systems used for marine and industrial applications.
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Fig. 13. MATLAB model for simulating junction temperature. 
Fig. 14. Junction temperature rise obtained through simulation. 
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 Reliability modeling is done on an industry standard 3-level
neutral point clamped multi-megawatt inverter, and the influ-nce of IGBT redundancy is analyzed. Methods are proposed
or implementing static and dynamic IGBT redundancy, and
he results are supported by MATLAB simulations. The key
ndings of the analysis include, 
1. A configuration with N + 2 IGBT redundancy is the best
tradeoff between reliability and footprint; and could reduce
the probability of failure of the inverter from 53.8% to 15%
in a 5 year period of continuous operation. 
2. The static redundancy technique could be applied for all
types of IGBT packaging and the mechanism proposed has
a failure probability of 2.8% in a 5 year period. 
3. Dynamic redundancy could be implemented using press
pack IGBT and ultra-fast Zener diodes. The mechanism
proposed has a failure probability of 0.3% in a 5 year
period. 
4. The model results indicate that dynamic redundancy with
a forced failure mechanism could force a degraded IGBT
into the short circuit condition in a period of 730 ms, when
the inverter is operated at 1 kHz PWM frequency. At PWM
frequencies of 5and 10 kHz, dynamic redundancy could be
achieved within 212 ms and 56 ms respectively. 
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 The results from this study could be useful for power elec-
ronic system designers for designing fault tolerant configu-
ations and to decide the tradeoff between the reliability, per-
ormance, cost, and size of multi megawatt power electronic
nverter systems. 
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